This paper reports the unique electronic properties of the local bottom-gated MoS 2 thin-film transistors (TFTs) fabricated on glass substrates. The current-voltage (I -V ) characteristics of field effect transistors exhibited the on/off ratio of ∼1 × 10 6 and mobility higher than 20 cm 2 V −1 s −1 . The doping concentration of MoS 2 flakes extracted by capacitance-voltage (C-V ) measurement is approximately 10 16 -10 17 cm −3 . These results demonstrate that the electrical performance of the local bottom-gated TFTs are comparable with the conventional TFTs, providing important technical implications on the feasibility of MoS 2 TFTs.
. To overcome these difficulties, there is a rapidly growing interest in layered semiconductors composed of a transition metal and a chalcogen element [3, 4] . Among these transition metal dichalcogenides (TMDCs), molybdenum disulfide (MoS 2 ) has been the most investigated because of its intriguing electrical and optical properties [5, 6] . The recent reports on the MoS 2 TFTs indicated interesting electrical properties, including high field effect mobility, steep subthreshold slope for low power consumption, high on/off ratio, and electrical reliability [7] [8] [9] [10] . These results suggest that MoS 2 can be a strong candidate for TFTs in the next-generation high-resolution liquid crystal displays (LCDs) and organic light-emitting diode (OLED) displays. There have been almost no reports, however, on the local bottom-gated MoS 2 TFTs, whose structures are widely used for the actual backplanes in LCDs and OLED displays. Therefore, in this paper, multilayer MoS 2 TFTs with a local bottom-gated structure are demonstrated. The local bottom-gated MoS 2 TFTs presented in this paper * Corresponding author. Email: seonkuk@khu.ac.kr † These authors contributed equally to this publication.
were fabricated using processes compatible with those of the conventional TFTs, and the electrical properties of such local bottom-gated MoS 2 TFTs were comparable with those of the conventional TFTs. Figure 1 shows a typical example of two-dimensional (2D) atomic layer-based materials for local bottom gated thinfilm transistors. The local bottom-gated MoS 2 TFTs were fabricated as shown in Figure 2 (a). First, gate electrodes (Ti ∼10 nm/Au ∼100 nm) were patterned on a glass substrate. This procedure formed the local bottom-gated structure.
Device fabrication and experiments
Then an amorphous ∼100-nm-thick Al 2 O 3 dielectric layer was deposited on the substrate via atomic layer deposition (ALD) using trimethylaluminum (TMA, UP Chemical Co. Ltd, South Korea) and H 2 O as a precursor and a reactant. The deposition temperature was maintained at 300
• C, and the gas injection schedule for one cycle of deposition was 0.5/10/1.5/15 s for the TMA/N 2 /H 2 O/N 2 gases [8] . The multilayer MoS 2 was transferred on the glass substrate from the bulk MoS 2 through mechanical exfoliation. Source/drain electrodes were patterned with Ti (10 nm)/Au (300 nm) using a lift-off method followed by photolithography. After the device fabrication, the TFTs were thermally annealed in a H 2 environment at 200
• C for 2 h to improve the interface contact conditions between the metal and the semiconductor. The device structure of the fabricated local bottom-gated MoS 2 TFT was similar to those of the real commercial device structures of the backplane TFTs in the OLED or LCD technology. An optical microscope image (Olympus BX51M) of the fabricated local bottom-gated MoS 2 TFT is shown in Figure 2 (b). The as-exfoliated multilayer MoS 2 on the 100-nm-thick Al 2 O 3 is between the source and drain electrodes with a 9.5 μm channel length. The patterned Ti/Au electrodes in the image were defined using photolithography, as mentioned earlier.
Results and discussion

I-V characteristics
The current-voltage (I -V ) characteristics were measured to investigate the electrical device performances of the fabricated MoS 2 device. The I -V measurement was performed using the semiconductor characterization system (Keithley 4200 SCS) with a probe station in a local back-gated method, at room temperature. Figure 3 shows the electrical characteristics of the local bottom-gated MoS 2 TFT (gate length, ∼9.5 μm; width, ∼8.5 μm) with a 100-nmthick ALD Al 2 O 3 gate insulator. The transfer characteristics and the extracted mobility curve of the MoS 2 TFT are shown in Figure 3 Figure 4 shows the capacitance-voltage (C-V ) characteristics along the measurement setup. During the measurement, the source and drain contacts were grounded, as shown in Figure 4 (a). Due to the very small area of the capacitor, noisy C-V curves were obtained at low frequencies (not shown). In the local bottom-gated structure, the existing parasitic capacitance, such as the pad capacitance, became negligible and, as such, only the pure channel capacitance was considered. The high-frequency C-V curves measured at 1 MHz Downloaded by [Kyunghee University -Suwon (Global) Campus] at 00:37 19 July 2014 are shown in Figure 4 (b). They exhibit transition from accumulation to depletion as the gate voltage decreases, which is typically observed for an n-type metal-oxidesemiconductor capacitor. The hysteresis observed in the C-V curves (∼5 V) is wider than that reported by Liu and Ye [11] . The nature of hysteresis can be speculated based on its direction: for the n-type capacitor, counterclockwise or clockwise hysteresis indicates that its dominant origin is mobile ions (or) charge injection. Also, the differences in the experimental conditions and device structure might have influenced the hysteresis as the primary origin of the hysteresis was the trapping states induced by the absorbed Downloaded by [Kyunghee University -Suwon (Global) Campus] at 00:37 19 July 2014
C-V characteristics
water molecules on the MoS 2 surface [12, 13] . The passivation of the MoS 2 channel layer will be able to significantly reduce the hysteresis. The doping concentration estimated from the C-V curves was ∼10 16 -10 17 cm −3 , which well agrees with the figure reported in these authors' previous publication [8] .
Conclusion
In summary, local bottom-gated TFTs were fabricated on glass via the mechanical exfoliation of MoS 2 . The currentvoltage (I -V ) characteristics of the local bottom-gated TFTs showed a high on/off ratio of 1 × 10 6 and mobility exceeding 20 cm 2 V −1 s −1 . The capacitance-voltage (C-V ) characteristics measured at 1 MHz exhibited a typical n-type behavior with transition from accumulation to depletion. The doping concentration estimated from the C-V curves was ∼10
16 -10 17 cm −3 . The results demonstrate that the electrical performance of the fabricated local bottom-gated MoS 2 TFTs is comparable with those of the real commercial TFTs used in the backplanes of LCD or OLED displays.
